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Abstract: Impedance source converters as single-stage power conversion alternatives can boost
and regulate the output voltages of renewable energy sources. Nevertheless, they, also known
as Z-source inverters (ZSIs), still suffer from limited voltage gains and higher stresses across the
components. To tackle such issues, extra diodes, passive components, and active switches can be
utilized in the basic ZSIs. In this paper, a modified switched-quasi-Z-source inverter (S-qZSI) is
proposed, which features continuous input currents and high boosting capability to boost output
voltage by minor modifications of a prior-art topology. Furthermore, the voltage stress of the active
switches is reduced, which contributes to a lower cost. The operation principles are discussed
comprehensively. The performance of the proposed ZSI in terms of conversion ratio, voltage gain,
and stresses on the power switches and capacitors is benchmarked with selected ZSIs. Finally,
simulations and experimental tests substantiate the theoretical analysis and superior performance.
Keywords: Z-source inverter; impedance source inverter; quasi Z-source inverter; switched boost
inverter; continuous input current; DC–AC inverter
1. Introduction
Impedance source converters have gone through rapid development in the last few decades
since the first Z-source inverter (ZSI) proposed by Peng in [1]. It is known that the traditional voltage
source inverter (VSI) only has buck characteristics so that it is usually not directly applied in the power
conversion applications. That is, a front-end stage is commonly adopted. However, the extra DC–DC
converters may lead to higher costs and lower efficiency [2]. Furthermore, the power switches of the
VSI may be damaged if the inverter leg is short-circuited due to wrong drive signals. To address these
issues, the Z-source network, as shown in Figure 1a, which features buck-boost characteristics, can be
adopted. However, the basic ZSI still suffers from certain limitations, such as discontinuous input
currents and high voltage stresses across the components. The quasi-ZSI (q-ZSI), as shown in Figure 1b,
provides an effective solution to the above limitations [3]. Based on the basic ZSI/qZSI structure, many
attempts have been made to enhance the performance of impedance source converters in terms of high
boost capability, low voltage stresses across the components, and high efficiency [4–17].
The principle of enhancing the boost capability in the impedance source networks is to add more
passive components or power switches into the basic ZSI/qZSI networks. For example, the inductors
in the ZSI/qZSI can be replaced by the switched-inductor (SI) cells in Figure 2, in which a higher boost
voltage gain can be obtained [8–10]. Compared with the SI-ZSI, the SI-qZSI can achieve a continuous
input current and lower stresses across the components. Moreover, switched-capacitor (SC) cells can
be employed to obtain low voltage stress, small inductors, high voltage gains, and efficiency [11,12].
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Figure 1. Circuit schematics of impedance-source-fed three-phase inverters: (a) Z-source inverter [1],
and (b) quasi-Z-source inverter [3].
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Figure 2. Modified impedance networks based on switched-inductor: (a) switched-inductor Z-source
inverter [8], and (b) switched-inductor quasi-Z-source inverter [9].
Nevertheless, the limitation of these modified converters based on extra components is that many
passive devices lead to a higher cost and larger volume of the converter. To tackle this, modified ZSI
topologies based on switched-boost networks have been proposed in the literature. The switched-boost
inverter (SBI) and embedded-qSBI are shown in Figure 3 [13,14]. The SBI features a lower number of
components and the same boost capability by adding one power switch compared to the ZSI. Moreover,
the q-SBI and embedded-qSBI have additional advantages, such as reduced voltage stresses on the
capacitors, higher voltage gains, and continuous input currents, which makes them appropriate for
renewable energy applications. Similarly, the SI or SC cells can be utilized in the SBI/qSBI for a higher
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boost capability, as presented in [15]. In addition, a diode-assisted SBI (DA-SBI) was proposed in [16].
This modified topology is a combination of the SBI and diode-assisted network, which provides a high
voltage gain and continuous input currents. Furthermore, the modified topology quasi-ZSI with
continuous input current (CC-qZSI) in [17] shows the improved boost capabilities and less voltage
stresses by adding a switched boost network to the original qZSI.
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Figure 3. Impedance-source inverter with active power switches: (a) switched boost inverter (SBI) [13],
and (b) embedded-qSBI [14].
Inspired by the above, this paper proposes a modified qZSI with a switched-boost network
(S-qZSI), which can achieve continuous input currents and higher boost capability compared with
selected switched-boost inverters and modified ZSIs. The rest of this paper is organized as follows.
The detailed analysis of the proposed S-qZSI is presented in Section 2. Furthermore, in Section 3,
a comprehensive comparison with selected switched-boost ZSIs is carried out and the benchmarking
results are provided. The theoretical analysis is verified by simulation and experimental tests in
Section 4. Finally, the paper is concluded in Section 5.
2. Operation Principle of the Proposed S-qZSI
The schematic of the proposed S-qZSI is presented in Figure 4. It consists of three capacitors
(C1, C2, and C3), three diodes (D1, D2, and D3), two inductors (L1 and L2), one power switch (S1),
and a traditional two-level VSI (S1-S6). The input voltage is defined as Vin. The voltages across the
capacitors (C1, C2 and C3) are defined as VC1 , VC2 , and VC3 , and the diode voltages can be expressed as
VD1 , VD2 , and VD3 , and the inductor currents are denoted as iL1 and iL2 . Moreover, the load current of
phase a is defined as ia.
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Figure 4. Schematic of the proposed switched-quasi-Z-source inverter.
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Similar to the prior-art ZSIs, the boost capability of the proposed S-qZSI can be achieved by
utilizing the shoot-through state of the inverter, in which the inverter leg is short-circuited by turning on
two switches simultaneously. Therefore, the operation modes of the proposed S-qZSI can be considered
as shoot-through mode and non-shoot-through mode, as presented in Figure 5. The corresponding
steady-state waveforms are given in Figure 6. In order to simplify the analysis, the capacitors or
inductors in the proposed topology are identical.
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Figure 5. Operation principles of the proposed S-qZSI: (a) equivalent circuit during the shoot-through
state, and (b) equivalent circuit during the non-shoot-through state.
As shown in Figure 5a, if the switches in one of the inverter legs receive the same turn-on signal,
the inverter side is short-circuited and the DC-link voltage Vdc is zero. The power switch S1 is in the
conduction state due to the turn-on gate signal Gs, as can be seen in Figure 6. Moreover, the diodes
D1, D2, and D3 are in OFF-state and the diodes sustain the negative voltage, as presented in Figure 6.
Meanwhile, the energy from the input source can be stored in the inductors and the capacitors charge
the inductors. Figure 6 shows the inductor currents increase from the minimum to maximum value
during the time interval t1to t2. On the other hand, Figure 5b shows the non-shoot-through mode and
the corresponding time interval is t2 to t3. In this mode, the operation principle of the inverter is the
same as traditional VSI. It can be seen in Figure 6 that the inverter bridge is equivalent to a current
source viewed from the DC side [18]. Meanwhile, the switch S1 is turned OFF and the switch voltage
is equal to the voltage of the capacitor C1. Additionally, all three diodes are ON-state and the voltages
of the diodes become zero in Figure 6. Moreover, the inductors can release the stored energy to the
load or grid side by controlling the inverter switches. That is, the inductor currents decrease from
maximum to minimum value as expected in Figure 6. Accordingly, the voltage and currents across the
components can be derived by applying the Kirchhoff’s law, as given in Table 1.
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Figure 6. Steady-state waveforms of the proposed S-qZSI.
Table 1. Voltage of the components in shoot-through and non-shoot-through modes.
Components Voltage
Shoot-Through Mode Non-Shoot-Through Mode
Inductor L1 VC1 + VC3 + Vin Vin+VC3 −V
p
dc
Inductor L2 VC1 −VC2 −VC2 = −VC3
Switch S 0 VC1
Diode D1 −VC1 + VC2 −VC3 0
Diode D2 −VC1 0
Diode D3 −VC1 0
peak DC-link 0 VC1
The time intervals in the shoot-through mode and non-shoot-through mode can be expressed as
DT and D(1− T), where D and T represent the duty cycle and switching period. By applying the
volt-second balance principle to the inductors L1 and L2, the following can be obtained:
D(VC1 + VC3 + Vin) + (1D) (Vin+VC3 −V
p
dc) = 0 (1)
D(VC1 −VC2)− (1D)VC2 = 0 (2)
where Vpdc is the peak DC-link voltage. Subsequently, the capacitor voltages can be derived as
VC1 =
1
1− 3D Vin (3)
VC2 = VC3=
D
1− 3D Vin (4)
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Furthermore, Vpdc and boost factor B can be obtained as
Vpdc =
1
1− 3D Vin = B ·Vin (5)
with
B =
1
1− 3D (6)
being the boost factor. Consequently, the voltage gain G in respect to the modulation index M can be
expressed as
G = MB =
M
3M− 2 (7)
3. Comparison with Prior-Art ZSI Topologies
In order to show the performance of the proposed S-qZSI, the component count, boost factor,
voltage gain, and component stresses of the proposed S-qZSI and selected topologies are investigated
in detail. Firstly, the number of the components in the proposed S-qZSI and selected ZSI topologies
is presented in Table 2. According to Table 2, the DA-SBI, CC-qZSI, and the proposed topology all
employ two inductors, but the basic SBI and embedded-qSBI only utilize one inductor. Moreover,
the quantity of the capacitors in the proposed S-qZSI is higher than the other selected topologies,
but it has the same component-count with the DA-ZSI by replacing one diode with a capacitor to
construct a quasi-Z-source network.
Furthermore, Table 3 benchmarks the boost factor, voltage gain, and component stresses among
the proposed S-qZSI and selected topologies. Figure 7 compares the boost capability of the proposed
topology with other selected ZSI/SBIs. In Figure 7a, the comparison between the duty cycle D
and the boost factor B for these topologies is presented. It can be seen in Figure 7a that the basic
SBI and embedded-qZSI have relatively lower boost capability due to their small component-count.
Furthermore, the boost capability of the DA-SBI and CC-qZSI is greatly enhanced by adding more
passive components. It is noteworthy that the proposed S-qZSI can achieve a higher boost factor
compared with selected topologies in a certain range of shoot-through duty cycles (i.e., 0–0.3), but the
component-count of the proposed topology is the same as that of the DA-SBI. Similarly, Figure 7b
shows the relationship between the voltage gain and the modulation index. The proposed S-qZSI has
the highest voltage gain among the selected topologies if the modulation indexes are identical within
the range of 0.68–1. Therefore, the higher modulation index of the proposed S-qZSI results in better
power quality for the same voltage output.
In addition to the advantage of the high boost capability, as demonstrated above, the proposed
S-qZSI can also achieve lower voltage stresses on the power switches. The detailed voltage stresses
expressions for the active switch in the network, inverter bridge switch, the capacitors, and the diodes
are presented in Table 3. The voltage stress on the components can be defined as the ratio of voltage
across the components to GVin. As shown in Figure 8a, the switch stress of the proposed S-qZSI (see Si
in Figure 6) is lower than that of the SBI and DA-SBI, although the component-count of the proposed
S-qZSI and DA-SBI is the same. Moreover, it is noteworthy that the ratio of the CC-qZSI for switch
stress is a constant value, which means that the ratio is independent of voltage gain and input voltage.
As for the stress comparison of inverter bridge switches (S1–S6) as presented in Figure 8b and Table 3,
the DA-SBI and CC-qZSI have the same inverter bridge switch stress, and the proposed S-qZSI has the
best performance compared with other selected topologies, which allow lower ratings of the switches
and reduce the cost to some extent. Moreover, Figure 9a compares the capacitor stress. According
to Table 3, two of the capacitors in the proposed S-qZSI have the same voltage stress. Moreover,
although the proposed topology utilizes one more capacitor, this additional capacitor has low voltage
stress compared with other capacitors based on Table 3. Considering all the topologies in Figure 9a,
the CC-qZSI has the lowest capacitor voltage among all the topologies, but the proposed S-qZSI shows
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better performance than the SBI, the embedded-qSBI, and the DA-SBI. Finally, the comparison of diode
stress is presented in Figure 9b. Similarly, the diode stress of the proposed S-qZSI is much lower than
most of the selected topologies, except the embedded-qSBI.
Table 2. Comparison of the number of the components in the proposed Sq-ZSI.
SBI [13] Embedded-qSBI [14] DA-SBI [16] CC-qZSI [17] Proposed S-qZSI
Component count
Inductors 1 1 2 2 2
capacitors 1 1 2 2 3
switches 1 1 1 1 1
diodes 2 2 4 2 3
Table 3. Benchmarking of boost factor, voltage gain, and voltage stresses among selected impedance
source inverters.
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Figure 9. Stress comparison among the selected topologies with various voltage gains: (a) capacitor
(C1) stress comparison, and (b) diode (D1) stress comparison.
4. Simulation and Experimental Results
In this section, simulations and experimental tests are provided to verify the performance
of the proposed S-qZSI. As shown in Figure 4, the output stage is achieved by a three-phase
system for verification. Table 4 presents the system parameters applied in the simulations and
experimental prototype.
4.1. Simulation Results
The simulations are executed in the PLECS and Matlab/Simulink platform. The simulation
results are given in Figure 10. The output voltage and load current of the whole system are shown
in Figure 10a. According to Equation (6), the boost factor B is equal to four when D is 0.25, and thus
the DC-link peak voltage can be boosted to 120 V. Figure 10a shows that the DC-link peak voltage is
the same as the theoretical value, which equals 120 V. Moreover, the peak load current is about 2 A.
Additionally, the DC-link voltage and inductor currents are presented in Figure 10b. It can be seen that
the characteristics of the inductor currents match well with the steady-state analysis, where the inductor
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currents increase during the shoot-through state and decrease during the non-shoot-through state.
It can be observed in Figure 10b that the inductor current iL1 is continuous DC currents. In Figure 10c,
the gate signal GS and diode voltage VD1 , VD2 and VD3 are presented, where the peak diode voltage
is the same as the peak DC-link voltage. Figure 10d presents the capacitor voltage of the proposed
topology. The voltage of the capacitor C1 is 120 V, which is equal to the DC-link peak voltage. Moreover,
the voltages of the capacitors C2 and C3 are only 30 V, which is consistent with the input DC voltage.
Table 4. Parameters of the proposed S-qZSI.
Parameter Symbol Value
Modulation index M 0.83
Duty cycle D 0.25
DC input voltage Vin 30 V
S-qZSI inductance L1, L2 643 µH
S-qZSI capacitor C1, C2, C3 100 µF
Load inductance L f 3 mH
Load resistance R f 40 Ω
Switching frequency fs 5 kHz
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Figure 10. Simulation results of the proposed S-qZSI: (a) DC-link voltage Vdc [50 V/div] and output
phase-a current ia [2 A/div], (b) DC-link voltage Vdc [100 V/div] and inductor currents iL1 , iL2 [5 A/div],
(c) gate signal GS, DC-link voltage Vdc [50 V/div] and diode voltages VD1 , VD2 , VD3 [50 V/div], and (d)
capacitor voltages VC1 , VC2 , VC3 [50 V/div].
4.2. Experimental Results
The prototype of the proposed S-qZSI is designed based on the previous analysis, as presented in
Figure 11. The parameters of the prototype are the same as the parameters applied in the simulations.
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The control signals applied in the proposed S-qZSI are generated from a digital signal processor (DSP)
TMS320F28335 from Texas Instrument and field-programmable gate array (FPGA) Altera Cyclone 4.
The DSP is used to generate the complementary signals and the FPGA board can perform the logical
operation based on the output signals from the DSP.
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Figure 11. Photograph of the prototype of the proposed S-qZSI.
Figure 12 presents the experimental results of the proposed S-qZSI under the condition that M is
0.83 and D is 0.25. As shown in Figure 12a, the boosted DC-link voltage is approximately 3.88 times as
large as the input voltage (30 V) and the load current is about 1.8 A. It can be observed in Figure 12
that the obtained boost factor from the experimental result is slightly lower than the theoretical
value due to the parasitic components associated with diodes, switches, capacitors, or inductors
applied in the prototype. Moreover, Figure 12b shows the experimental results for the DC-link
voltage and inductor currents. It can be observed in Figure 12b that the inductor currents increase
linearly in the shoot-through state and decrease linearly in the non-shoot-through state, which is in
correspondence with theoretical analysis and simulation results. Meanwhile, the DC-link voltage is
zero in the shoot-through state and nonzero in the non-shoot-through state, which matches well with
the simulation results. Furthermore, the continuous input current can be ensured in the proposed
topology by observing the inductor current iL1 . Additionally, the gate signal GS and diode voltages are
shown in Figure 12c. The peak diode voltage is equal to the peak DC-link voltage. Finally, the capacitor
voltages of the proposed topology are shown in Figure 12d. It can be seen that the capacitor voltage
VC1 is boosted to 116 V, and it is the same as the DC-link peak voltage. Nevertheless, the capacitor
voltages VC2 and VC3 are the same and almost equal to the input voltage (30 V).
In summary, the simulations and experimental results have validated the superior performance
of the S-qZSI in terms of high voltage gain, continuous input current, and low voltage stresses
on the capacitors.
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Figure 12. Experimental results of the proposed S-qZSI: (a) DC-link voltage Vdc [100 V/div] and
output phase-a current ia [2 A/div], (b) DC-link voltage Vdc [100 V/div] and inductor currents iL1 , iL2
[5 A/div], (c) gate signal GS [20 V/div], DC-link voltage Vdc [100 V/div] and diode voltages VD1 , VD2 ,
VD3 [100 V/div], and (d) capacitor voltages VC1 , VC2 , VC3 [100 V/div].
5. Conclusions
This paper has presented a modified switched quasi-Z-source inverter (S-qZSI) based on
a switched-impedance network. In the proposed S-qZSI, the boost capability is enhanced by minor
modifications compared with other switched-based Z-source networks. Moreover, the proposed S-qZSI
features a continuous input current, which makes it suitable for renewable energy applications. In order
to show the effectiveness of the proposed S-qZSI, a benchmarking with selected topologies was carried
out. The comparison reveals that the voltage stresses of the inverter bridge power switches are lower
than the other selected topologies, while the stress of the capacitor remains low. Therefore, the lower
rating devices can be utilized to decrease the cost. Finally, the simulation and experimental results
shows the superior performance in terms of high boost capability, lower voltage stresses of switches
and capacitors, and continuous input currents.
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